

Short Papers

A Monolithic GaAs DC to 2-GHz Feedback Amplifier

WENDALL C. PETERSEN, MEMBER, IEEE, ADITYA GUPTA,
AND
D. R. DECKER, SENIOR MEMBER, IEEE

Abstract—Resistive feedback in low-frequency FET amplifiers is an attractive method of simultaneously attaining gain flatness and excellent input-output VSWR over wide bandwidths. Combined with simple matching circuitry, the feedback approach allows the design of general-purpose utility amplifiers requiring much less chip area than when conventional matching techniques are used. The 1.5- by 1.5-mm chip described in this paper provides 10-dB \pm 1-dB gain, excellent input and output VSWR, and saturated output power in excess of +20 dBm, from below 5 MHz to 2 GHz. The noise figure is approximately 2 dB when biased for minimum noise, with an associated gain of 9 dB.

I. INTRODUCTION

Negative feedback amplifiers have found wide acceptance in the marketplace for low-frequency bipolar transistor designs and have recently been introduced as the first commercially available GaAs FET monolithic microwave integrated circuit [1]. Continuing work on this fruitful design technique will lead to improved amplifier performance on smaller chips while incorporating more bias and signal-processing circuitry on the chip. The low-frequency FET feedback amplifier described in this paper provides resistive bias isolation for ease of use, but also allows the direct application of drain bias for efficiency sensitive applications. A resistively isolated gate bias line allows operation of the FET under either low-noise or high-power bias conditions for further versatility.

II. THEORY

The design of resistive-feedback FET amplifiers is based on the near-ideal voltage-controlled current-source characteristics of a microwave GaAs FET operated at low frequencies. Application of series and shunt resistive feedback as shown in Fig. 1 provides simultaneous input and output match, while maintaining flat gain from dc to a frequency determined by the parasitic elements of the FET and circuit elements. For an ideal FET with transconductance g_m , gain of the circuit shown in Fig. 1 is given by

$$G_T = \frac{2Z_0(1+g_mR_s)-2g_mZ_0R_p}{g_mZ_0^2+2Z_0(1+g_mR_s)+R_p(1+g_mR_s)}$$

while input and output impedance are given by

$$Z_{in} = Z_{out} = \frac{(R_p + Z_0)(1+g_mR_s)}{1+g_m(R_s + Z_0)}$$

where Z_0 is the system impedance. Under perfect match conditions

$$Z_{in} = Z_{out} = Z_0$$

which implies that

$$R_p = \frac{g_mZ_0^2}{1+g_mR_s} \text{ and } G_T = \frac{Z_0 - R_p}{Z_0}.$$

Manuscript received June 2, 1982.

The authors are with Rockwell International, Microelectronics Research and Development Center, Thousand Oaks, CA 91360.




Fig. 1. Series and shunt resistance feedback applied to an ideal FET.

In order to have amplification, it is necessary that $|G_T| > 1$ which under matched conditions reduces to $g_m > 2/(Z_0 - 2R_s)$ for positive g_m , Z_0 , and R_s . Since g_m is proportional to FET width, which must be kept at a minimum, $R_s = 0$ should be selected. With $R_s = 0$ and perfect input and output match, the well-known formula

$$R_p = g_m Z_0^2 \text{ and } G_T = 1 - g_m Z_0$$

is obtained. However, it is often advantageous to allow a slight VSWR degradation in order to increase amplifier gain. Assuming $R_s = 0$ and assuming an input and output VSWR of $K:1$ is acceptable, selecting

$$R_p = KZ_0(1 + g_m Z_0) - Z_0$$

will yield the allowed VSWR and a gain of

$$G_T = \frac{2(1 - Kg_m Z_0)}{1 + K}.$$

As an example, if $g_m = 80$ mS, under matched conditions R_p would be 200Ω resulting in a gain of 9.54 dB, but if a 1.5 to 1 VSWR is acceptable, R_p becomes 325Ω and gain is increased to 12.04 dB. However, additional tradeoffs are also inherent in this gain-enhancement technique. Reducing the amount of negative feedback applied allows the effects of parasitic elements to become apparent at lower frequencies thus reducing amplifier bandwidth. The dominant parasitic elements are the FET gate-to-source capacitance C_{gs} and the gate-to-drain capacitance C_{gd} . Continuing the above example, with $C_{gs} = 1.5$ pF and $C_{gd} = 0$, the 3-dB corner frequency is 4.3 under matched conditions and 3.5 GHz with a VSWR of 1.5:1. Also, with $C_{gs} = 0$ and $C_{gd} = 0.15$ pF, the corner frequencies become 9.0 and 6.9 GHz, respectively. When both capacitances are considered at the same time, their interaction results in corner frequencies of 3.1 and 2.5 GHz, respectively. The output capacitance C_{ds} has a less significant effect at these frequencies, but the drain resistance R_{ds} can reduce the effective load impedance and, therefore, can reduce amplifier gain. Input and output match are also degraded by R_{ds} under matched conditions ($K = 1$), but the output match can actually be improved when $K > 1$. As much as 3 dB of gain can be lost due to R_{ds} and once again the sensitivity depends on the amount of negative feedback applied.

The gain roll-off due to the parasitic capacitance of the FET is accompanied by a degradation of input VSWR. The output VSWR remains acceptable due to the effect of R_{ds} . Therefore, amplifier performance can be significantly enhanced by adding an input-matching network to the amplifier as shown in Fig. 2. It is essential to use a low-pass matching structure to maintain acceptable low-frequency performance. Standard tables can be




Fig. 2. Feedback amplifier with low-pass input-matching network.




Fig. 3. Feedback amplifier schematic.

used to determine the values of L and C once the effective input impedance is known, and computer optimization is used as the final design step to account for the remaining parasitic elements.

III. AMPLIFIER DESIGN

The design procedure described above was used to design a negative-feedback amplifier to cover the 5-MHz to 2-GHz band. A 1200- μ m-wide FET, consisting of four 300- μ m-wide fingers was selected to obtain a transconductance of 80 mS at low-noise bias. The effective value of the feedback resistor was increased to 375 Ω to maintain a gain of at least 10 dB when the effects of bias networks and R_{ds} were considered. The feedback resistor R_p was split into four parallel resistors of 1500 Ω each and distributed between the four gate fingers, to minimize parasitic inductance and capacitance. An alternate way of looking at the four gate fingers and their associated feedback resistors is to view them as four separate 200- Ω feedback stages wired in parallel. The lumped-element input-matching network is placed at the 50- Ω side of the connection to conserve chip area and further reduce parasitic effects. With the FET parameters used above, $C = 2$ pF and $L = 5$ nH are needed to bring the input impedance back to 75 Ω (1.5:1 VSWR) at 2 GHz. After optimization across the dc to 2-GHz band with the simplified FET model, the element values become $C = 1.4$ pF and $L = 5.3$ nH. Further optimization including a full FET device model, parasitic interconnection and bias elements, and the higher value of R_p results in final matching element values of $C = 1.2$ pF and $L = 5.4$ nH. The capacitor is implemented as a metal-insulator-metal parallel-plate capacitor and the inductor is implemented as a spiral inductor to conserve chip area. With proper modeling of the parasitics, both function to at least 2 GHz. A full schematic of the amplifier and bias circuitry is shown in Fig. 3.

IV. FABRICATION

The design is implemented on a semi-insulating (SI) GaAs substrate containing lumped elements, ion-implanted resistors, spiral inductors, MIM capacitors, and FET's. Both Cr-doped and undoped SI substrates grown by the horizontal Bridgeman and the liquid-encapsulated Czocharski (LEC) techniques have been used for device fabrication. A preselection test for bulk SI GaAs substrates, involving qualification of the entire GaAs ingot by sampling the front and the tail of each boule, is first employed in order to select the ingot to be used. The qualification procedure




Fig. 4. 1.5- x 1.5-mm amplifier chip.




Fig. 5. Measured gain and noise figure.

assesses the ability of the SI substrate to withstand high-temperature (850 °C) processing and to yield device quality active layers by ion implantation. Direct implantation of Si⁺ in selected areas, defined photolithographically, is used for forming the FET and resistor active areas. The wafer is then coated with reactively sputtered Si₃N₄ and annealed at 850°C in an H₂ ambient, resulting in active layers of ~1000- Ω/\square sheet resistivity and 4000–5000 cm² Hall mobility at 1×10^{17} cm⁻³ doping concentration. AuGe/Ni is used to form the ohmic contacts. The 1- μ m-long gates and the first-level metallization are defined by conventional photolithography and lift-off process. Gate metal is Ti–Pt–Au for good reliability. A dielectric layer of Si₃N₄ is used for the insulation between the first level and the second level interconnections and dielectric for the circuit MIM capacitors. Typically, 130-pF/mm² capacitance is obtained. Capacitance uniformity and reproducibility can generally be maintained to within ± 5 percent. Reactive ion etching is used to open via holes in the dielectric wherever the first level metallization needs to be accessed. Second-level metallization is gold plated to a thickness of 2–3 μ m, to reduce RF losses in the passive circuitry. The GaAs wafer is thinned to 125 μ m and metallized on the back to complete the ground plane.

V. RESULTS

Fig. 4 is a photograph of the 1.5- by 1.5-mm chip which is 125 μ m thick. (The test structures at the bottom of the chip are not part of the amplifier circuitry.) Measured gain and noise figure are shown in Fig. 5 when the amplifier is biased for low-noise operation ($V_{ds} = 2.6$ V, $I_{ds} = 80$ mA). A separate low-frequency measurement yielded a measured gain of almost 12 dB as indicated in Fig. 5. Input match is excellent at 2 GHz but at low frequencies return loss is 7 dB due to the 375- Ω feedback resistor and a lower than expected transconductance at low-noise bias.




Fig. 6. (a) Measured input match (b) Measured output match.




Fig. 7 Measured small-signal gain and saturated power at power bias.

Output return loss is better than 12 dB across the band and is better than 16 dB below 1 GHz. Measured input and output match are shown in Fig. 6. When the amplifier is biased for maximum gain, the output match remains excellent and the input return loss is better than 10 dB across the band due to higher transconductance. Gain shape remains the same, but the gain is increased slightly. At this bias point, saturated power in excess of +20 dBm is obtained across the band while +23 dBm is obtained below 1 GHz, as shown in Fig. 7.

VI. CONCLUSION

In conclusion, the application of negative resistive feedback around a 1200- μ m-wide GaAs FET has led to the fabrication of a

low-noise wide-band amplifier suitable for use as a utility amplifier or an IF amplifier. The high dynamic range amplifier is useful as both a discrete component and part of a larger monolithically integrated circuit. Potential future enhancements of the circuit include higher frequency performance, active loads for higher large signal efficiency, and a level shifting circuit to enable dc cascading of the amplifiers.

REFERENCES

[1] H. P. Weidlich, J. A. Archer, E. Pettenpaul, F. A. Pety, and J. Huber, "A GaAs monolithic broadband amplifier," in *ISSCC Dig. Tech. Papers*, Feb. 1981, 192-193.

Monolithic GaAs Interdigitated Couplers

MAHESH KUMAR, MEMBER, IEEE, S. N. SUBBARAO,
RAYMOND J. MENNA, MEMBER, IEEE, AND HO-CHUNG
HUANG, SENIOR MEMBER, IEEE

Abstract — This paper describes the design, fabrication, and performance of two monolithic GaAs C-band 90° interdigitated couplers with 50- and 25- Ω impedances, respectively. A comparison of the performance of these two couplers shows that the 25- Ω coupler has the advantages of lower loss and higher fabrication yield. The balanced amplifier configuration using 25- Ω couplers will require a fewer number of elements in the input-output matching circuit of the FET amplifier. The fewer number of matching elements results in great savings in the GaAs real estate for microwave monolithic integrated circuits (MMIC's). Both the couplers have been fabricated on a 0.1-mm-thick GaAs SI substrate. The measured results agree quite well with calculated results. The losses of the 50- and 25- Ω couplers are 0.5 and 0.3 dB, respectively, over the 4-8-GHz frequency band.

I. INTRODUCTION

A monolithic interdigitated 90° coupler is an important passive component for microwave monolithic integrated circuit (MMIC) applications such as balanced amplifiers, mixers, discriminators, and phase shifters [1]. The monolithic interdigitated 90° hybrids reported in the literature [2], [3] thus far are confined to the conventional input and output impedances of 50 Ω . We report here the first realization of a monolithic 25- Ω impedance coupler on GaAs substrate that has some distinct advantages of low loss and small amplifier size over the conventional 50- Ω design.

The thickness of GaAs substrate used for most medium-power MMIC applications is 0.1 mm because of considerations in device thermal resistance and circuit loss [4]. The input and output impedances of a GaAs power FET are, in general, only a few ohms, which is much less than 50 Ω . In a conventional approach, the input and output impedances of the FET are matched to 50 Ω . To overcome such a large mismatch from a few to 50 Ω , multi-element matching networks have to be used. This leads to a high loss in the matching network and a relatively large matching network which consumes a large area of GaAs real estate. This problem becomes more severe when high power (e.g., a few watts) and wide bandwidth are required. By selecting a lower than 50- Ω system, such as 25 Ω , the matching circuits will result in fewer numbers of matching elements, leading to savings in the GaAs substrate area and reduction in the losses in the

Manuscript received June 7, 1982. This work was supported by the Office of Naval Research under Contract N00014-79-C-0568.

The authors are with RCA Laboratories, David Sarnoff Research Center, Princeton, NJ 08540.